• In 2008, Trina is determined to "lower our module manufacturing costs through constant improvements in cell efficiencies, wafer thickness reduction, and manufacturing process innovation, " he added.

    FORBES: Magazine Article

  • Initial wafer runs on 32-nanometer process node suggest a quick ramp to high yields in 2010 and minimal additional development outlays.

    FORBES: Intelligent Investing

  • Bigger wafers mean more chips per wafer, and since a fair portion of the cost of a chip is in the process itself (the upfront development cost is another major piece), rather than the wafers, bigger wafers mean cheaper chips.

    FORBES: Three Investments That Will Change The Technology Game

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定