As more and more components are packed on to chips - Intel recently launched a processor with two billion transistors, for example - the problems become worse.
While the FinFET process offers significant power and performance benefits compared to the traditional planar process, the move from two-dimensional transistors to three-dimensional transistors introduces several new IP and EDA tool challenges such as modeling.