This is because process execution now needs to be coordinated across the bus, which operates at half the clock frequency of the chip.
这是因为进程执行现在需要跨总线协调,以一半的芯片时钟频率进行处理。
The higher the clock frequency is, the more PLL influences the performance of microprocessors. PLL technique has been one of the core techniques in modern microprocessor design.
随着时钟频率的不断提高,微处理器的性能受锁相环的影响越来越大,锁相环技术已经成为当代微处理器的核心技术之一。
The capacity and speed of the memory subsystem in this architecture can be improved using the existed memory devices while the cost can be downgraded without enhancement of the clock frequency.
该结构可利用现有存储器件在不增加时钟频率的情况下,提高存储器系统的容量和速度,同时降低成本。
应用推荐