The most critical causes yielding the ISI as well as ICI are symbol timing and carrier frequency offset which are occurred in the OFDM receiver.
而产生ISI和ICI的主要原因是在OFDM系统接收端产生的符号定时偏差和载波频率偏差。
A frame synchronization detect circuit is designed based on the synchronization state machine using FPGA, and this circuit has functions of pre-protect, rear-protect and timing of the receiver.
采用FPGA设计了一种基于同步状态机的帧同步检测电路，具有帧同步的前方保护和后方保护以及接收端的定时功能。
All circuits are designed by HDL and can be intergrated in one CPLD or FPGA chip, used in the frame synchronization and timing of digital communications receiver.
全部电路由硬件描述语言实现，可以集成在一片CPLD或FPGA芯片内部，用于数字通信系统接收端的帧同步和定时。
Timing tracking apparatus, receiver, timing tracking and regulating method.
定时跟踪装置，接收装置，定时跟踪和调整方法。
In the receiver, the received signal is demodulated after carrier recovery. And the demodulated signal is decoded after timing recovery.
接收机对信号进行载波恢复并解调，通过时序恢复后进行解码。
Symbol timing and carrier frequency offset will significantly degrade the performance of OFDM(Orthogonal Frequency Division Multiplexing)receiver.
符号、载波偏移严重影响着正交频分复用（OFDM）接收系统的性能。
The experimental results show that the method can improve the timing precision of receiver up to38 microseconds.
实验结果表明，采用该方法后接收机的定时精度可以达到数十微秒。
Without a synchronizing pulse, the receiver cannot use timing to predict when the next group will arrive.
如果没有同步脉冲的话，接收机就不能把握住时机来预计下一个数据包的到达时间。
In this curve, the point which had the largest inclined rate was a timing reference point of low frequency time-code receiver.
该曲线的斜率最大点即为低频时码接收机的秒定时参考点。
Chip timing synchronization between local spread sequence and transmitted spread sequence is critical. in DS-CDMA receiver.
在DS - CD MA接收机中，正确解调的首要条件是实现本地扩频码与发送扩频码的码片同步。
Chip timing synchronization between local spread sequence and transmitted spread sequence is critical. in DS-CDMA receiver.
在DS - CD MA接收机中，正确解调的首要条件是实现本地扩频码与发送扩频码的码片同步。
应用推荐