An efficient network comparison algorithm for layout verification of integrated circuits is presented.

提出了一种有效的验证集成电路版图的网络比较算法。

youdao

An efficient network comparison algorithm for layout verification of integrated circuits is presented.

提出了一种有效的验证集成电路版图的网络比较算法。

youdao