• 因此,静态功耗不得不引起重视。

    The static power rises exponentially with the feature size decrease.

    youdao

  • 减少静态功耗主要技术降低衬底电流电流等。

    The main techniques used to decrease static power are:reduce current from substrate and mosfet gate.

    youdao

  • 为了降低整个系统静态功耗,双极性电源存在必要性。

    For reducing the quiescent dissipation of the system, so it is necessary to exist for the ambipolar power.

    youdao

  • EM 78p163n不错的一款单片机,抗干扰性不错静态功耗1ua

    EM78P163N a microcontroller is very good, also good anti-interference, static power consumption 1ua.

    youdao

  • 标志控制下,用来存放超窄数据存储单元关闭节省动态静态功耗

    At the control of an additional flag bit, the higher bits of the data cells that store VNV are closed to save its dynamic and static power consumption.

    youdao

  • 电源控法可以同时有效降低动态功耗静态功耗一项具有广阔应用前景的技术。

    Power gating is a powerful and applicable solution to reduce both dynamic power and static power.

    youdao

  • 进入微米工艺后,静态功耗开始动态功耗相抗衡,已成为功耗设计一个不可忽视因素

    In deep sub - micron technology, the mount of the static power catches up with the dynamic power gradually and the standby power is becoming an important factor in low power design.

    youdao

  • 本文设计了基于堆栈效应的漏电流模拟器,并提出了通过模拟器,利用测试向量中特有的不确定位优化测试静态功耗的方法。

    Using the simulator, we give a method based on the don t care bits in the test vectors to optimize the static test power.

    youdao

  • 方案采用功耗MCU高精度ADC实现对流量数字化采集智能控制,应用LMBP算法实现高精度静态特征曲线拟合

    The digital collection and intelligent control is realized by low-power consuming MCU and high precision ADC. The fitting accuracy of the static feature curve is improved by using the LMBP algorithm.

    youdao

  • 负责带领整个团队实施芯片综合静态时序分析、逻辑一致性分析、仿真DFTATE功耗控制。从芯片实现的角度模块的RTL代码和芯片的RTL代码进行把关。

    Lead ASIC frond-end design team to complete Synthesis, STA, Equivelant Check, Post Layout Simulation, DFT, ATE, Power Control. Make sure RTL code is ok for chip implement.

    youdao

  • 电荷泵具有易于集成功耗、低抖动、频率牵引范围大和静态相位误差等优点成为了当前数字锁相环产品主流

    Because of the merit of integrated easily, low power, low jitter, small phase difference error and big capture scale, the CPPLL (Charge-pump PLL) has become one of the major digital PLL product.

    youdao

  • 静态动态功耗两个方面入手,从编译角度寄存器文件分配方案引起功耗降低做了一系列的研究

    We have a study on the register assignment and the low-power design of the components of SOC system, meanwhile we design a low-power TLB module.

    youdao

  • 静态动态功耗两个方面入手,从编译角度寄存器文件分配方案引起功耗降低做了一系列的研究

    We have a study on the register assignment and the low-power design of the components of SOC system, meanwhile we design a low-power TLB module.

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定