... carry logic 进位逻辑 carry output 进位输出 carry-over [蒸汽]带水[率]，汽水共沸；机械携带；转移；飞灰；级间余速 ...
基于284个网页-相关网页
然后交错每个连续四进位输出符号的位，从而产生具有全局且交错的连串长度约束的输出比特流。
The bits of each successive 4-ary output symbol are then interleaved, producing an output bit-stream which has global and interleaved run-length constraints.
在高速度和很少的电脑使用下数据采集系统获得数据是为进位输出提供必要，或合理的数据处理或简化。
Many or the data acquisition systems acquire this data at very high speeds and very little computer time is left to carry out any necessary, or desirable, data manipulations or reduction.
使所述四进位输出符号的位反相将产生具有(G, i)约束的输出比特流，如在反向串连调制系统中所使用的PRML (G, i)码中那样。
Inverting the bits of the 4-ary output symbols produces an output bit-stream with (g, I) -constraints as in the PRML (g, I) codes used in reverse-concatenation modulation systems.
应用推荐