利用准循环ldpc码的结构特点，使用半并行结构的译码器可以实现复杂度和译码速率的有效折中。
According to the structure of Quasi-Cyclic LDPC code, we can make a trade-off between hardware complexity and decoding throughput by applying semi-parallel architecture.
定义一个严格的序列，比如在瀑布模型中，与在并行工作中定义一个半排序的迭代序列是基本相同的。
Defining a strict sequence, as in a waterfall model, is just as much a process as defining a semi-ordered sequence of iterations in parallel work.
本文提出了一种能实时完成二进制逻辑运算的光学并行处理系统，并给出了作为半加法器的实验结果。
A real time optical logic processor is presented, that can perform binary logic operations in parallel. Experimental result is given of the system as a half adder.
提出基于并行产品开发环境的半轴齿轮夹具设计的系统结构模型，并且对该结构模型的实现方法作出了详尽的阐述。
This paper presents a model for half axle gear fixture design based on the environment of concurrent product development , together with detailed introduction of its realization method .
提出基于并行产品开发环境的半轴齿轮夹具设计的系统结构模型，并且对该结构模型的实现方法作出了详尽的阐述。
This paper presents a model for half axle gear fixture design based on the environment of concurrent product development , together with detailed introduction of its realization method .
应用推荐