The simulation is divided into two parts: One is the logic function simulation, the other is simulation including information of the netlist and gate delay. Within the whole design, we split CAN controller into three modules.
仿真波形分析包括:第一,证明设计出的模块逻辑功能的正确性;第二,通过Quartus软件的自动综合,生成网表之后,仿真包含门延迟,所以可以证明设计的实际性。
参考来源 - 基于Verilog HDL设计CAN控制器·2,447,543篇论文数据，部分数据来源于NoteExpress
改进了互补逻辑—交替互补逻辑(CL - ACL)结构，并做了考虑门级延迟的模拟验证。
Then, CL-ACL structure is improved, simulation and verification under real gate delay is done.
针对电厂一台实际锅炉，得出了锅炉水位动态响应的延迟时间与伐门开启时间，以及流过伐门流量之间的关系。
The relationship between delay time of the boiler response, the opening time of the valve and the flow through the valve for an actual boiler is obtained.
目的研究肝小血管瘤(SHHE)在螺旋CT多期(动脉期、门脉期和延迟期)增强扫描中的表现，提高诊断水平。
Objective To investigate the features of the enhancement of small hepatic hemangioma (SHHE) at multiphase spiral ct scanning and improve the diagnosis.
应用推荐