同样地，时序验证(Timing Verification)也是以笔、纸进行，以确认输入到输出及内部路径延迟符合设计要求，而且诸如设定和保留等参数与任何内部缓存器均无违反时序。
基于108个网页-相关网页
时序验证任务 timing check task
The flow to achieve timing closure and timing verification considering signal integrity, IR-drop and On-Chip-Variation is introduced.
3．提出了考虑信号完整性、IR-drop及工艺可变性等因素的时序收敛和时序验证的流程和方法。
参考来源 - 超深亚微米SOC设计IP硬核建模及物理实现关键技术The effect of multiple inputs simultaneous switching on path delay has also been studied.6. Timing verification of limited dynamic circuits has been studied.
6.研究了有限动态电路时序验证方法。
参考来源 - 高性能DSP关键电路及EDA技术研究·2,447,543篇论文数据，部分数据来源于NoteExpress
论文对一个用于通信和网络的通用通信处理器的时序验证进行了研究。
A timing verification research on the general processor used for communication and network is written in this dissertation.
静态时序分析由于速度快和容量大而广泛应用于时序验证，而门延时的计算则是静态时序分析中的关键部分。
Static timing analysis is widely applied in timing verification because of its high speed and great capacity. The gate delay computing is a critical part of static timing analysis.
最后利用FPGA平台实现了BIST的功能和时序验证，并通过综合、静态时序分析、自动布局布线实现了BIST系统的版图设计。
Finally USES FPGA platform for BIST functions and timing verification, and through design compiler, static timing analysis, automatic placing and routing to achieve a BIST system layout.
应用推荐