值为0的数据宽度以及总宽度为8表示该内存只用于提供错误纠正位。

A data width of 0 and a total width of 8 would indicate that the memory is solely used to provide error correction bits.

youdao

CLB总线是一种片上系统总线，一般用来连接高速度、高数据宽度的IP。

The CLB bus is a kind of on-chip system bus which is usually used to connect IPs with high speed and high data width.

youdao

本设计方案描述了为不同宽度读写数据端口的数据宽度转换，怎样基于FPGA的FIFO实现共有时钟(同步)。

This Design Idea describes how to implement a common clock (synchronous version) for an FPGA-based FIFO for data-width conversion with different-width read and write data ports.

youdao