位同步时钟信号的提取是通信系统中的关键部分，应用数字锁相环可以准确地从输入码流中提取出位同步信号。
Bit synchronous clock recover circuit is the key part of the communication system, it can exactly recover the synchronous signal from input data stream.
简述了以串行方式输入8位数字信号、最大可控电流为2 A的数控恒流器件的设计思想和性能。
This paper presented the design thoughts and character of digital control current regulators, using 8bit digital signal of DAC serial input data and about 2a supreme output current.
应用推荐