... parallel buffer 并行缓冲器 parallel-by-bit 位并行(计算机的) parallel by character 字符并行处理 ...
基于88个网页-相关网页
Considering the strong computing ability and a high degree of parallel architecture of Graphic Processing Unit(GPU), the paper chooses one of multiple string match algorithms based on bit-parallelism, called M-BNDM algorithm, which is to be implemented on GPU and optimized.
图形处理器(GPU)具有较强的单一运算能力及高度并行的体系结构。 根据上述特点，选择基于位并行技术的多模式串匹配算法M-BNDM，将其移植到GPU上加以实现和优化。
参考来源 - 基于GPU的位并行多模式串匹配研究·2,447,543篇论文数据，部分数据来源于NoteExpress
MAI管理设备控制器内的所有状态寄存器，并且通过8位并行数据线与设备端mcu进行数据交换。
MAI, which manages all the control status registers, exchange data with MCU through 8-bit data bus.
应用汇编语言编写了二次引导程序，采用16位并行异步存储器加载方式，实现计量单元上电自动运行。
Assemble language was used to write second boot loader, and 16-bit parallel asynchronous memory Loading mode was adopted to achieve automatic run after energization.
主要介绍一种利用FLASH存储器实现TMS320 VC 5402系列DSP的存储器扩展，并结合实例对8位并行加载的全过程做了详细的介绍。
Mainly introduces TMS320VC5402 series DSP storage spreading realized by applying FLASH storage and the complete process of 8 bits parallel loading combined with living examples in detail.
应用推荐