Standard logic cells, memory design and IO cell design.
标准逻辑单元,存储电路设计及输入输出单元设计。
Standard logic cells, memory design and IO Layout design.
标准逻辑单元,存储电路设计及输入输出单元版图设计。
De-multiplexed CMOS outputs allow for easy interfacing with low cost FPGAs and standard logic.
通过解复用CMOS输出,能够与低成本FPGA和标准逻辑实现轻松接口。
应用推荐