Equipment designers can minimize the effects of these mismatches or "unbalances" through judicious choices of input and output stage circuit topologies and common-mode impedances.

设备设计师能通过审慎地选择输入输出级电路的拓扑和共模阻抗来最小化失配或“非平衡”的效应。

youdao

The signal receiver circuit including the first stage, second stage circuit, the current compensation circuit and bias circuit.

该信号接收器包含第一级电路、第二级电路、电流补偿电路以及偏压电路。

youdao

The second stage circuit of the first and second inputs, respectively, in the first stage circuit coupled to the first and second output.

第二级电路的第一、第二输入端分别耦接于第一级电路的第一、第二输出端。

youdao

The third stage involved tackling a hilly 21km (13-mile) circuit three times and Cavendish, a 15-time stage winner in the Tour de France, trailed in 12 minutes behind winner Rabobank's Michael Matthews of Australia.

BBC: Mark Cavendish

What seems certain is that the McLaren and Ferrari drivers will stage another tight battle at the Circuit de Catalunya on Sunday.

BBC: Positions after lap 65 of 65

The first stage was 117km based on a 13km circuit around Chew Valley Lake.

BBC: Juniors struggle in second round of British road series