Traditional Lag-Lead synchronous DPLL shortcomings slow. In order to solve this problem, proposed a method for FPGA-based realization method of fast bit synchronization.

针对传统超前-滞后型数字锁相环实现同步速度较慢的缺点，提出了一种基于步进和量化调整的数字锁相法的快速位同步方法。

youdao

The trouble with this approach to the relatively slow interconnection of the processors, latency and lack of real-time security is that there are synchronization and communication challenges, software programming complexities and other issues that are exacerbated in a cloud computing environment.

FORBES: Moore's Law: Why It Matters Now More Than Ever