Methods and computer readable media for performing scan-based testing of circuits using one or more test clock control structures are disclosed.
公开了使用一个或多个测试时钟控制结构的来执行基于扫描测试的方法和计算机可读介质。
Fault injection emulation platform based on Joint Test Action Group (JTAG) boundary scan and dynamic partial reconfiguration is proposed.
提出基于JTAG边界扫描技术和动态局部重配置的错误注入模拟平台。
We have developed a new On-line Connecting Test System based on JTAG boundary scan for computer plug-unit or system.
在某计算机系统中设计了基于JTAG边界扫描计算机插件或系统在线导通测试系统，这是一个新颖通用的系统。
应用推荐