This paper constructs the function simulation platform for buffer manager and the whole system, and validates the design on the platform after the RTL design.
在完成该单元的RTL级设计的基础上，进一步构建了该单元及整个系统的功能仿真平台，在该平台上验证了设计的正确性。
The work of this dissertation is to complete the RTL design and verification of CLB-PVCI bus bridge after studying and analyzing the CLB bus protocol and PVCI protocol.
本论文工作就是在研究和分析CLB总线协议和PVCI协议的基础上，完成CLB - PVCI总线桥的RTL设计和验证。
To erase the bootless power dissipation of the redundant leap of the clock, this paper proposes the RTL design of double edge triggered counter using parallelism and pipeline technique.
该文从消除时钟信号冗余跳变而致的无效功耗的要求出发，提出了应用并行技术和流水线技术，实现基于RTL级的双边沿触发计数器的设计。
应用推荐