PCI target interface controller design with FPGA is proposed. And the realization of the complication of the access sequence to the BUS interface controller is expressed by sequence state machine.
给出了一种基于FPGA实现PCI总线目标模块接口控制器的设计方案,用时序状态机来实现总线访问操作复杂的时序。
In this research, the design of PCI bus target controller is mainly discussed.
在本论文的研究中,重点分析了PCI总线目标设备控制器的设计。
This paper also analyzes the internal structure of the interface, and gives the design of PCI bus configuration and the realization of target state machine in the interface of PCI.
本文还分析了接口内部实现结构,给出了PCI总线配置空间的设计以及目标状态机的实现。
应用推荐