The advantage of dual basis bit parallel multiplier in terms of the scale of hardware is explained.
说明了对偶基比特并行乘法器在硬件规模上的优越性。
Actually most companies base their model on a 60% margin, which would lead to a 2.6x multiplier, but I'm applying a bit of a discount to capture that initial Maker altruism.
事实上，大部分公司都是60%是提价，这会产生2.6倍的乘积，但是我考虑了一点优惠，可以获得第一批客户。
By selecting the bit parallel multiplier based on WDB and the modified BM iterative algorithm that can avoid inversion, the widely used rs decoder is constructed.
采用了一种可以避免求逆运算的修正BM迭代算法，并且利用这样的迭代算法和基于弱对偶基的比特并行乘法器构成了广泛应用的RS码的译码器。
应用推荐