An unified method for converting MOS circuit level description into logic level description is presented.
本文介绍了一种将MOS电路级描述转换成逻辑级描述的统一方法。
It shows that the problem of latent failure exists for MOS circuit after the ESD stresses imposed on it.
研究了低电压的静电放电(esd)对微电子器件造成的事件相关潜在性失效。
It shows that the problem of latent failure exists for MOS circuit after the ESD stresses imposed on it.
研究了低电压的静电放电(esd)对微电子器件造成的潜在性失效。
应用推荐