...esign） 7.7.1同步系统的结构（Syncronous System Structure） 7.7.2时钟偏移（Clock Skew） 7.7.3选通时钟（Gating the Clock） 7.7.4异步输入（Asynchronous Inputs） 本章小结（Brief Summary of this Chapter） 思考题和习题第8章半导体存储器和可编程逻辑...
基于34个网页-相关网页
In order to reduce the power in the clock tree, a new gating circuit is presented.
为了能够减少时脉系统的功率消耗，一种新型的闸电路被提出。
SMU module adopts the clock-gating method was applied to the survivor path storage block, reduce the survivor path storage memory power dissipation effectively.
在幸存路径管理模块采用门控时钟的方法，有效地降低了对幸存路径存储部分的功耗。
There's of course extensive clock gating around the chip, but obviously the big change is power gating which AMD hasn't had up to this point (Bobcat is also power gated).
当然，频率和功耗控制是对整个芯片都起作用的，但是显然，AMD有了巨大的改进，功率门限可是以前做不到的(山猫也实现了功率门限)。
应用推荐