The architecture of this processor is based on the CS arithmetic,also combines pipeline process and parallel process to reduce process time,and combines fixed point operation and floating point operation to reduce hardware resource.
该处理器的体系结构由算法直接映射而来,同时根据算法内在的时间关系将流水处理和并行处理相结合,从而极大地减少了处理时间。 根据算法各运算对数据的精度要求不同,将浮点运算和定点运算结合在一块,既满足了成像的精度要求又节省了硬件开销。
参考来源 - 用FPGA实现星载SAR实时成像处理器的工程方法 in C·2,447,543篇论文数据，部分数据来源于NoteExpress
The radix-2 decimation-in-time algorithm based on 16-bit fixed-point operation and pipeline architecture are adopted in the core module IFFT(Inverse Fast Fourier Transform).
核心模块快速傅立叶逆变换（IFFT）采用基于16位定点运算的基-2时间抽取算法和流水线结构。
Based on the analysis of the complexity and hardware architecture of FFT, the proposed processor adopts radix-4 DIF algorithm, pipelined architecture and fixed-point operation.
在分析了FFT算法的复杂度和硬件实现结构的基础上，处理器采用了按频率抽取的基- 4算法，分级流水线以及定点运算结构。
应用推荐