Fixed step size can not result in fast convergence speed and low residual error simultaneously.
固定步长因子无法解决收敛速度和稳态误差之间的矛盾。
There are some disadvantages in conventional analog synchronizer such as fixed error threshold and fixed step size.
针对这些弊端 ,在传统模拟型同步环结构的基础上 ,提出了一种新的数字型设计方案。
There may be a singularity in the solution. If the model is correct, try reducing the step size (either by reducing the fixed step size or by tightening the error tolerances).
可能在求解的过程中出现奇异,你可以试着把仿真步长降低,再试试。
应用推荐