The sequence control circuit of DATA collection is designed with finite state machine(FSM) of VHDL.

用VHDL（甚高速集成电路硬件描述语言）有限状态机设计了数据采集时序的控制电路。

youdao

Studies issues in the finite state machine (FSM) design in PCI bus interface controllers.

研究有限状态机与PCI总线接口控制器的设计问题。

youdao

Moreover, the proposed approach is compatible with state-of-the-art methods for finite state machine (FSM) decomposition, state encoding, etc.

此外，本文提出的方法可以与有限状态机拆分、状态编码和逻辑综合等最先进的优化方法相兼容。

youdao