go top

Three-state logic

  • 三态逻辑(三态逻辑允许输出高阻态,避免输出影响后级电路,实现多个电路共用输出线)

网络释义专业释义英英释义

  三态逻辑

... High state logic level 高状态逻辑电平 Low state logic level 低状态逻辑电平 three-state logic 三态逻辑 ...

基于2088个网页-相关网页

  三态逻辑电路

... three state logic 三态逻辑 three-state logic 三态逻辑电路 three-state logic circuit 三态逻辑电路 ...

基于4个网页-相关网页

短语

three state logic 三态逻辑

three-state logic circuit 三态逻辑电路

tsl three state logic 三态逻辑

  • 三态逻辑

·2,447,543篇论文数据,部分数据来源于NoteExpress

Three-state logic

  • abstract: In digital electronics three-state, tri-state, or 3-state logic allows an output port to assume a high impedance state in addition to the 0 and 1 logic levels, effectively removing the output from the circuit.

以上来源于: WordNet

双语例句

  • This paper discusses the connection of state delay and digital logic electron technology from three ways.

    本文三个方面论述延迟现象数字电子技术关系

    youdao

  • Through adding a zero-crossing comparator and optimizing the inverter switching logic, this method which is based on the traditional two-state hysteresis control can achieve three-state outputs.

    方法传统环控制的基础增加零比较通过优化逆变器的开关逻辑,从而实现滞环控制下并网逆变器的三态输出。

    youdao

更多双语例句
$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定