Fixed point model and RTL code are finished, and the hardware structure is also optimized.
在浮点模型完成之后,进行了定点化和RTL代码实现,并对硬件结构进行了优化。
An alternative way to solve this is to formally prove that the RTL code and the netlist synthesized from it have exactly the same behavior in all cases.
另一种方式来解决,这是正式证明,RTL代码和网表合成具有完全相同的行为在所有的案件。
Lead ASIC frond-end design team to complete Synthesis, STA, Equivelant Check, Post Layout Simulation, DFT, ATE, Power Control. Make sure RTL code is ok for chip implement.
负责带领整个团队实施芯片的综合、静态时序分析、逻辑一致性分析、后仿真、DFT、ATE、功耗控制。从芯片实现的角度对模块的RTL代码和芯片的RTL代码进行把关。
应用推荐