The FIFO module in FPGA was applied to realize the pixel clock modification and the data saving and taking.

采用FPGA内部集成的FIFO模块实现像素时钟的改变和图像数据的存取。

youdao

Pixel clock output frequencies range from 10mhz to 140mhz with sampling clock jitter of 250ps peak to peak.

像素时钟输出频率范围从10mhz到140mhz的采样250ps的峰峰值抖动。

youdao

As you can see, the 1.7-inch, 200x320-pixel OLED screen can display different clock faces, some of them even designed to mimic an analog watch.

ENGADGET: Toshiba's concept smartwatch reads your pulse, pulls maps from your phone

The resulting videos clock in at a healthy 20Mbps and benefit from the same pixel oversampling trickery (lossless zoom and image stabilization) as the PureView shots.

ENGADGET: Nokia 808 PureView review: the future of mobile imaging, wrapped in the smartphone past

Let's turn back the clock to 2002, the year Handspring launched its first smartphone, the monochrome 160 x 160-pixel Treo 180.

ENGADGET: blogger-avatar