phase lock circuit 锁相电路
phase lock loop circuit 锁相环电路
dual-lock-phase circuit 双锁相电路
Phase-Lock Loop Integrated Circuit Design 计画锁相回路积体电路设计
The digital realization of monostable circuit and extraction of bit-synchronous signal with digital phase lock loop are also introduced in detail.
对于其中的单稳态电路的数字化和数字锁相环提取位同步信号也进行了详细的设计说明。
In the new scheme proposed, the phase lock loop is avoided and the digital logical circuit is used.
该方案利用信号自身的特性，采用数字逻辑设计，有效避免了性能不高的锁相环的使用。
The circuits used are Chua 'circuit and phase lock loop.
所用的电路为蔡氏电路和锁相环电路。
应用推荐