The system utilizes CPLD to realize logical and timing control between DSP and multi-channel ADC. The interface between DSP's HPI and PCI bus is employed to achieve high-speed data transmission.
该系统采用CPLD实现了DSP与多通道adc的逻辑和时序控制，通过DSP的HPI与PCI总线接口设计实现了采集数据的高速传输。
The results of simulation show that the proposed multi-state network covert timing channels with higher channel capacity and all have their own characteristics and the practical value.
仿真实例结果表明，提出的三种多进制网络时间隐蔽信道具有较高的信道容量，各有特点和实用价值。
The multi-filter core water purifier comprises a plurality of filter cores and a timing prompt device, wherein a corresponding code of each filter core is arranged in a filter channel;
包括多个滤芯、定时提示装置；过滤通道中的各滤芯设置相应代码；
应用推荐