The digital realization of monostable circuit and extraction of bit-synchronous signal with digital phase lock loop are also introduced in detail.

对于其中的单稳态电路的数字化和数字锁相环提取位同步信号也进行了详细的设计说明。

youdao

In the new scheme proposed, the phase lock loop is avoided and the digital logical circuit is used.

该方案利用信号自身的特性，采用数字逻辑设计，有效避免了性能不高的锁相环的使用。

youdao

Guaranteed condition: If any invalid card is read, the circuit in the lock can still function properly with no damage.

保证条件：接触任何非法卡，锁内电路不会损坏，仍能正常使用。

youdao