The paper introduces the design of digital clock based on FPGA and VHDL, the time of clock can be displayed with the digital driving circuit.
介绍了利用VHDL硬件描述语言结合FPGA可编程器件进行数字钟的设计,并通过数码管驱动电路动态显示计时结果。
They came out of the cinema at 11 o 'clock, got into their car and began driving home.
晚上十一点,他们从电影院出来,钻进汽车,开始驾车回家。
Finally, the clock waveforms driving the device are given.
最后给出了器件的驱动时钟波形。
应用推荐