第七章 时序逻辑电路设计(Sequential Logic Circuit Design) 第八章 大规模半导体存储器和可编程逻辑器件(VLSI Semiconductor Memory And Programmable Logic Devices)
基于88个网页-相关网页
介绍以中规模集成计数器为核心,结合中规模集成组合逻辑器件及少量门电路进行时序逻辑电路设计的方法。
This paper introduces one way to design scheduling logic circuit with medium-scale integrated counter at the core and based on MSI.
时序逻辑电路中的竞争冒险是电路设计中必须考虑到的重要方面。
The race and hazard in the sequential logic circuit is quite essential and must be considered when designing logic circuit.
应用推荐