go top

网络释义专业释义

  [计] bus transceiver

... 什么是CSL 1,总线收发器(Bus Transceiver): 延迟:3.5ns,驱动:-32/64mA, ...

基于309个网页-相关网页

  • bus transceiver

·2,447,543篇论文数据,部分数据来源于NoteExpress

双语例句

  • 八路三态反相总线收发器高性能硅栅cmos

    Octal 3-state inverting bus transceiver. High-performance silicon-gate CMOS.

    youdao

  • 八路三态同相总线收发器高性能硅栅cmos

    Octal 3-state noninverting bus transceiver. High-performance silicon-gate CMOS.

    youdao

  • 采用新型GTL总线收发时钟相位调节组合式匹配技术措施,解决总线设计驱动时序信号完整性问题

    The problems of backplane bus design, such as the driver, timing and signal integrate, have solved by using the GTL transceivers, phase adjustment of the clock and combined match techniques.

    youdao

更多双语例句
$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定