As a digital logic design engineer, a problem of designing a finite state machine is often met.

作为一个数字逻辑工程师，经常会碰到设计一个有限状态机的问题。

youdao

The course requires extensive use of VHDL for describing and implementing digital logic designs. 6.111 is worth 12 Engineering design Points.

这课程需要使用VHDL去描述和执行数字逻辑设计。6.111价值12个工程设计学分。

youdao

Modern digital logic and design strategies are also implemented in the process.

当然在加建的构筑部分我们采用了数字化的设计方法与生成逻辑。

youdao

Realizing that better processes alone will never overcome these imperfections, the Stanford engineers managed to circumvent the barriers using a unique imperfection-immune design paradigm to produce the first-ever full-wafer-scale digital logic structures that are unaffected by misaligned and mis-positioned CNTs.

ENGADGET: Stanford engineers find work around for barriers to carbon nanotube computers