It is more difficult to design and verify the cache coherence protocol for Chip Multiprocessor(CMP), as the protocol should deal with the interaction between CMPs, inter- and intra-CMPs, etc.
多核处理器的高速缓存一致性协议设计更为复杂和验证更加困难。
参考来源 - 高性能计算机若干关键问题研究·2,447,543篇论文数据,部分数据来源于NoteExpress
应用推荐