Carry-skip adder 加法器
The carry skip adder optimal block sizes can minimize critical path delay.
优化方块分配的进位跳跃加法器可以缩短关键路径的延时。
On the basis we design an adder by the adoption of carry skip algorithm with carry strength signals and implement, through logic synthesis and layout.
首先介绍了常用并行加法器的设计方法，并在此基础上采用带进位强度的跳跃进位算法，通过逻辑综合和布局布线设计出了一个加法器。
A new type of optimal block distribution algorithm of two level carry-skip adder was described to determine optimal block distribution sizes.
提出了一种新的获得二级进位跳跃加法器优化方块分配的算法。
应用推荐