Transistor Buffer Circuit 晶体管缓冲电路
Different bias voltage for the input buffer transistor.
不同偏置电压的输入缓冲晶体管。
In addition, the buffer layer can mitigate parallel conduction issues between transistor devices and the silicon substrate.
此外，缓冲层可以减少晶体管之间的设备和硅衬底平行的传导问题。
In addition, the buffer layer addresses and mitigates lattice mismatches between the film relative to which the transistor is formed and the silicon substrate.
此外，缓冲层地址和缓解晶格薄膜之间的不匹配而相对形成晶体管和硅衬底上。
应用推荐