介绍了利用VHDL硬件描述语言结合FPGA可编程器件进行数字钟的设计，并通过数码管驱动电路动态显示计时结果。
The paper introduces the design of digital clock based on FPGA and VHDL, the time of clock can be displayed with the digital driving circuit.
以主结构建成后的广州新电视塔为研究背景，利用工业数码摄像机对其在一般风荷载作用下的动态特性进行监测试验，并与GPS和加速度计同时测量。
Taking Guangzhou New TV tower as the research background, an industrial digital camera GPS and accelerometers were used to monitor the dynamic characteristics of the tower.
在数码科技，攻击速度并不那么重要，因为你正在处理一个相当狭窄的动态范围。
In the digitals, attack speed is not so important, because you are dealing with a fairly narrow dynamic range.
应用推荐