该芯片的判决电路采用SCFL(源级耦合晶体管逻辑)的D触发器结构，根据矢量叠加原理设计，采用差动电流放大器构成可调移相器。

The decision circuit of the chip is applied with a DFF using SCFL structure and its tuned phase shifter with differential current amplifiers according to the principle of vector addition.

youdao

分析了VMOS基本差动输入级的传输特性，提出一种高线性度的跨导可调v MOS跨导运算放大电路。

The transfer characteristics of basic VMOS differential input stage are analyzed, a VMOS operational transconductance amplifier which has good linearity and tunable transconductance is presented.

youdao

差动输入级具有分别接收第一输入信号和第二输入信号的第一输入端和第二输入端以及具有第一输出端。

The differential input stage has a first input terminal and a second input terminal receiving a first input signal and a second input signal respectively, and a first output terminal.

youdao