另一示例是，与LUT相关的以其他方式不需要的寄存器可被用于为用户RAM模式提供同步读地址信号。
As another example, an otherwise unneeded register associated with a LUT can be used to provide a synchronous read address signal for user RAM mode.
触发器的并行加载可以是同步的(即在时钟脉冲到达时发生)或异步的(不依赖于时钟)，这取决于移位寄存器的设计。
The parallel loading of the flip-flop can be synchronous (i. e., occurs with the clock pulse) or asynchronous (independent of the clock pulse) depending on the design of the shift register.
文章详细讨论了RTCC、OPTION寄存器、预定标器及同步延时单元的电路结构、工作原理及设计特点。
The paper details the RTCC, OPTION register, prescaler and sync delay circuit principle and design feature.
应用推荐