逻辑通道组编号LCGN ？
提供了渠道管理，允许两个端点之间的逻辑通道，支持链路层。
Provides channel management, allowing for logical channels between two endpoints, supported by the link layer.
连接协议：该协议多路传输加密隧道到多个逻辑通道，通过用户认证协议运行。
Connection protocol: This protocol multiplexes the encrypted tunnel to numerous logical channels, running over the User Authentication protocol.
本发明公开了一种支持多逻辑通道通信的方法和设备，属于通信领域。
The invention discloses a method and a device for supporting multi-logical channel communication, belonging to the communication field.
当然，您可以添加您想要的任何逻辑，额外的通道、用户验证和登录，等等。
Of course, you can add whatever logic you want, extra channels, user validation and login, and so on.
因此，虽然对象名称正在向上迁移到逻辑层，但是队列管理器、通道、进程和其他系统名称正在向下转移，更接近物理基础结构层。
So while the object names are migrating up into the logical layer, the queue manager, channels, processes, and other system names are being driven down closer to the physical infrastructure layer.
它还确保可以完美地把数据和应用程序逻辑封装在通道接口之后的进程之中。
It also ensures the perfect encapsulation of data and application logic within processes behind channel interfaces.
这些参数有逻辑地址、远程地址、要传输的字节个数、一个通道以及所执行的命令(在本例中是GET)。
The arguments are the local address, the remote address, the number of bytes to transmit, a channel, and the command to perform (in this case, GET).
任何在使用者流程内定义的逻辑都必须特定于应用程序(或通道)。
Any logic that is defined within the consumer processes must be specific to the application (or channel).
这个通道是消息协商器的网络连接中的一个逻辑连接。
A channel serves as a logical connection inside of the network connection to the message broker.
逻辑分析仪：添加了16个集成的深存储器数字通道，可显示关键的数据值和时间关系。选择MSO 9404a。
Logic analyzer: 16 integrated deep memory digital channels are added, which can display the key data and time. Select MSO9404A.
你可以把通道想象成两个远程设备的L2CAP层之间的数据流的逻辑形式。
You can think of a channel as a logical representation of the data flow between the L2CAP layers in remote devices.
一种至少有一个输入通道的组合逻辑元件。
A combinational logic element having at least one input channel.
该方案将被叠加的字符或图像数据保存在FPGA内部的ROM中，由内部逻辑控制电路产生点阵时序，控制视频通道切换开关，完成叠加功能。
The data of overlapped characters and pictures are stored in the ROM of FPGA, The Times are generated by FPGA inner logic circuit to control the switch of TV channels to finish the overlapping work.
接着，分别介绍了模拟通道部分、数字取样模块、FPGA逻辑控制模块及数模转换模块，包括它们的芯片选择、实现方法和注意事项等。
Then, the thesis discussed the proceeding of the simulating channel part, digitally sampling module, FPGA logically controlled module and AD/DA module, including their chips, realization and notice.
逻辑分析仪：16个快速的深存储器数字通道让您看到关键的数值和定时关系。
Logic analyzer: 16 fast deep memory digital channels allow you to see key numerical and timing relationships.
逻辑分析仪：添加了16个集成的深存储器数字通道，可显示关键的数据值和时间关系。
Logic analyzer: 16 integrated deep memory digital channels are added, which can display the key data and time.
因此，我们引进了一种新的寻找逻辑蕴涵的方法，该方法的灵感来自于单通道演绎故障的模拟算法。
Therefore, an improved logic implication algorithm has been proposed, which was inspired by the by the single pass deductive fault simulation algorithm.
该点位是由波动通道、移动平均线、多种趋势线、逻辑图、阻力位穿透等多方因素决定的。
Such price points might be based on volatility bands, moving averages, a variety of trendlines, logical chart points, penetration of resistance levels, and so on.
该系统采用CPLD实现了DSP与多通道adc的逻辑和时序控制，通过DSP的HPI与PCI总线接口设计实现了采集数据的高速传输。
The system utilizes CPLD to realize logical and timing control between DSP and multi-channel ADC. The interface between DSP's HPI and PCI bus is employed to achieve high-speed data transmission.
最后对光纤通道交换机线卡硬件和逻辑部分进行了调试分析，并探讨了课题下一步的工作。
Finally, We debug and analyze the circuits of Fibre Channel switch line card, the further scheme about the project are also discussed.
然后，处理逻辑获得查找结果，并确定所请求存取是对于系统存储器通道还是对于图形本地存储器通道（处理框604）。
Then processing logic obtains the lookup results and determines whether the requested access is to a system memory channel or a graphics local memory channel (processing block 604).
这款双通道adc内核采用多级、差分流水线架构，并集成了输出纠错逻辑。
The dual ADC core features a multistage, differential pipelined architecture with integrated output error correction logic.
这款双通道adc内核采用多级、差分流水线架构，并集成了输出纠错逻辑。
The dual ADC core features a multistage, differential pipelined architecture with integrated output error correction logic.
应用推荐