The timing error detector and loop filter of HDPLL are all digitized, whereas the VCXO employs analog components.
HDPLL中定时误差检测器、环路滤波器是全数字的,而VCXO使用了模拟器件。
EDAC error detector and corrector have been implemented to improve the reliability of register file and memory during read and write process.
针对存储器和寄存器文件增加了EDAC检错纠错器对其读写过程进行检错和纠错。
The loop is a second order phase lock loop, consisting of an interpolator, a timing error detector and a loop filter.
环路为反馈结构,包括插值器、时钟误差检测和环路滤波器三个部分。
The loop is a second order phase lock loop, consisting of an interpolator, a timing error detector and a loop filter.
环路为反馈结构,包括插值器、时钟误差检测和环路滤波器三个部分。
应用推荐