Controller is calculated for the standard the memory DDR2 SDRAM and allows the possibility of programming latency.
控制器的计算标准内存的DDR2SDRAM，并允许的可能性，方案延迟。
The S5PV210 is packaged in a 0.65mm pitch, 17x17mm2 FBGA package with a high performance 2-channel 32-bit DDR2 memory interface.
S5PV210处理器则采用0.65 mmpitch值的17x17平方毫米fbga封装，内部并集成了双通道32bit DDR2内存接口。
The controller is used to translate requests coming from host port because DDR2 SDRAM could not execute these com- mands directly.
DDR2内存不能直接识别主端口的请求命令，必须经由内存控制器处理后才能执行。
Each P512 module offers 32 megabytes soldered, FPGA-controlled DDR2 SDRAM and an LVDS channel with a connection speed of 230 MHz and 86 megabytes per second.
每个P 512模块提供32兆比特焊接的、现场可编程门阵列控制的DDR2 SDRAM并具有230mhz和每秒86MB速度的LVDS通道。
The memory interface connects XDRAM chips, which currently is the fastest available memory technology, substantially faster than current DDR or DDR2 interfaces.
内存接口连接xdram芯片，它是目前速度最快的一种内存技术，速度远比目前的DDR和DDR2接口更快。
Additionally, while we would like to see a larger performance gain moving from DDR2 to DDR3, as with most top-bin hardware the margin between first and second place is hardly a whisper.
另外，而我们希望看更大的表现获取移动从DDR2到DDR3，作为用多数上面容器硬件边际之间首先和第二个地方几乎不是耳语。
RESULTS: DDR2/EGFP fusion plasmid was successfully constructed. Further analysis also demonstrated that the fusion protein has similar expression and activation pattern with wild type ones.
结果：成功构建了DDR2/EGFP融合表达载体，进一步的分析也证明此融合表达载体能在细胞中正确表达并可以被配体所激活。
RESULTS: DDR2/EGFP fusion plasmid was successfully constructed. Further analysis also demonstrated that the fusion protein has similar expression and activation pattern with wild type ones.
结果：成功构建了DDR2/EGFP融合表达载体，进一步的分析也证明此融合表达载体能在细胞中正确表达并可以被配体所激活。
应用推荐