• The intermediate result is encoded in a binary representation and appended at the beginning by an encoded counter.

    中间结果二进制形式编码表示通过一个经过编码计数器逐渐增加。

    youdao

  • This binary string is comprised of the usual counter, which is needed for the DB2 MAX function to do the actual aggregation, the identifier for the aggregate object, and the group identifier.

    这个二进制常用计数器(DB 2max函数进行实际聚集计算时需要)、聚集对象标识以及分组标识构成。

    youdao

  • A serial-down binary counter is needed.

    需要一个串行累减二进制计数器

    youdao

  • The maximum count of a combination counter is thus a function of the number of stages of the binary and feedback counters .

    组合计数器最大数值二进制计数器反馈计数器级数函数

    youdao

  • The counter output, which represents a binary number, decreases by 1 any time the counter is triggered by a pulse .

    每当计数器时钟脉冲触发时,计数器输出二进制便累减1

    youdao

  • This can be easily done by nothing that, for a binary counter, any given digit changes its value (from 1 to 0 or from 0 to 1) whenever all the previous digits have a value of 1.

    容易做到,注意,对于二进制计数器只要所有前面数字1任何给定数字都会改变(1变为0或者从0变为1)。

    youdao

  • Finally an analytic comparison is made between those two kinds of counters in both their circuit structure and economic property, and hence the advantages of the binary-N carry counter are proved.

    最后计数器电路结构经济性能方面进行分析比较论证了二—N进制计数器优点

    youdao

  • This paper proposes the design method of a mixedvalued modulo-N synchronous counter by using both common binary flip-flops and ternary T flip-flops which has binary structure.

    提出结构T触发器普通值触发器一起构造混值N进制计数器设计方案

    youdao

  • Compared with the ordinary binary counter, it has high stability and flexibility. This method is a reference to design of counter.

    普通二进制计数器相比具有很好的稳定性可靠性,为计数器的设计提供了参考

    youdao

  • Original conditions: Use D flip-flop (74 LS 74), " and" gate (74 LS 08), " or" gate (74 LS 32), non-gate (74 LS 04), three binary mod 5 counter design.

    原始条件使用D触发器( 74LS 74 )、“ ( 74 LS08 )、“”门( 74 LS32 )、非门 ( 74 LS04 ),设计位二进制5计数器

    youdao

  • Original conditions: Use D flip-flop (74 LS 74), " and" gate (74 LS 08), " or" gate (74 LS 32), non-gate (74 LS 04), three binary mod 5 counter design.

    原始条件使用D触发器( 74LS 74 )、“ ( 74 LS08 )、“”门( 74 LS32 )、非门 ( 74 LS04 ),设计位二进制5计数器

    youdao

$firstVoiceSent
- 来自原声例句
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定
小调查
请问您想要如何调整此模块?

感谢您的反馈,我们会尽快进行适当修改!
进来说说原因吧 确定