Time dances around you, winding and unwinding in such precision that a clock master would be jealous.
时间在你们周围跳舞，缠绕又解绕，如此地精准即使是钟表大师也嫉妒。
Watch hairspring is magnetized, to find the clock master with degaussing degaussing instrument, watch to return to normal.
手表游丝被磁化后，要找钟表师傅用消磁仪器消磁，手表才能恢复正常。
If you wake early and get outside, the body's master clock tends to shift earlier, says Mariana Figueiro, a scientist at Rensselaer Polytechnic Institute in Troy, n.y..
纽约州特洛伊·伦斯勒理工学院的科学家玛丽安娜·菲戈罗如是说，如果你早起到户外去，那么你身体的主时钟就会被拨快。
The light signals sent to your body's master clock tell you when to be sleepy and when to be alert.
传送到我们身体的主时钟的信号告诉我们什么时候该睡觉，什么时候又该打起精神。
Humans are pegged to a 24-hour cycle. We're locked into it not just by day and night-there's the master timepiece in the brain called the circadian clock.
人类的生活周期是24小时，这个周期的形成不只是因为有白天和黑夜，它还与人脑内主要的计时器昼夜节律钟有关。
We're locked into it not just by day and night-there's the master timepiece in the brain called the circadian clock.
我们不仅按照昼夜的交替生活，而且还受大脑里的生物钟的支配。
To synchronize all target server clocks with the master server clock.
使所有目标服务器时钟与主服务器时钟同步。
To synchronize certain server clocks, and then select each target server whose clock you want to synchronize with the master server clock.
同步某些特定的服务器时钟，然后选择要使其时钟与主服务器时钟同步的每台目标服务器。
This topic explains how to synchronize target server clocks with the master server clock.
本主题介绍了如何使目标服务器时钟与主服务器时钟同步。
Sending data from slave to master may use the opposite clock edge as master to slave.
数据从主机发给从机可能会使用与从机发给主机相反的时钟沿。
At seven o 'clock in the morning, we prepare to master and old milk grave, grave is a fresh thing for me, we take tools and set off.
清晨七点，我们准备给老爷和老奶扫墓，扫墓对我来说可是件新鲜的事，我们拿上工具，出发了。翵。
The serial interface operates in internal clocking (master) mode, the AD7721 providing the serial clock.
串行接口在内部时钟(主)模式下工作，AD 7721提供所需的串行时钟。
This article lays its stress on the main testing methods of the precision of master clock and the relevant synchronous equipment.
论文着重介绍了主时钟以及相关同步设备精度的主要测试方法。
The level difference of these results at SO is a main reflection of the level difference of UTC master clock.
So结果的水平差异主要是协调世界时主钟水平差异的反映；
In mammals, including humans, a master clock in the brain and subordinate clocks found in organs throughout the body coordinate daily, or circadian, rhythms of behavior and physiology.
在哺乳动物动物中，包括人类，在脑中有一个主时钟和在器官中发现次级时钟，协调每天的行为和生理节律。
The 2-wire interface is a widely used Master, multi-slave protocol using a serial clock (SCL) and a serial data line (SDA).
此2线接口是一个广泛使用的主机、使用串行时钟（SCL）和串行数据线（SDA）的多从机协议。
The release of ACTH by the pituitary gland at the base of the brain is driven by a third hormone that is activated by the body's master clock.
身体的主时钟基础状态下激活另外一种激素刺激由脑垂体释放ACTH。
It is shown by theory and case study that the master - slave clock mode in a com munication system is ideal for proper functions of the current differential protection.
理论及实例分析表明，通信系统的主—从时钟方式是电流差动保护装置在复用数字通信系统时正确工作的理想方式。
First, aiming at the distribution of NCS, specially the multi-master system such as CAN, there is no unified network clock, so the scheduling and management are affected.
首先针对网络控制系统分布式的特点，特别是类似于CAN总线的多主系统，由于没有单一的时钟提供同步机制，影响调度管理的同步。
The micro-processor and VLSIC are core of the master clock, which consists of a control unit and can adjust all slave clocks (except standard time slave clock) clockwise and inversion quickly.
器件为核心，构成一控制单元，操作非常简单，且可以同时对所有子钟进行顺时针和逆时针快速调整，运行可靠。
The conversion speeds and results of ADC0809 analog-to-digital converter are accurate tested and analyzed by using multi-master clock pulse with different frequency and pulse width.
使用多组不同频率和不同脉宽的工作时钟，定量测定分析ADC0 80 9模数转换器的转换速度和转换结果。
At twelve o 'clock Barrymore, finding the hall door still open, became alarmed, and, lighting a lantern, went in search of his master.
十二点的时候白瑞摩发现厅门还开着，他吃了一惊，于是点了灯笼，出去寻找主人。
With the signal from the master clock, the slave clock is able to recover an accurate local clock signal using a Clock Recovery Phase Locked Loop (PLL).
从时钟利用主时钟发来的时钟信号，通过数字锁相环恢复出本地时钟信号。
With the signal from the master clock, the slave clock is able to recover an accurate local clock signal using a Clock Recovery Phase Locked Loop (PLL).
从时钟利用主时钟发来的时钟信号，通过数字锁相环恢复出本地时钟信号。
应用推荐