Frequency controlled data (m) plus an accumulative phase data output by a phase register in an N-bit adder when a clock pulse comes, the result is sent to the input port of the phase register.
每来一个时钟脉冲,N位加法器将频率控制数据m与相位寄存器输出的累加相位数据相加,并将结果送相位寄存器输入端。
Frequency controlled data (m) plus an accumulative phase data output by a phase register in an N-bit adder when a clock pulse comes, the result is sent to the input port of the phase register.
每来一个时钟脉冲,N位加法器将频率控制数据m与相位寄存器输出的累加相位数据相加,并将结果送相位寄存器输入端。
应用推荐