A counter for inserting a deliberate time delay allowing an operation external to the program to occur.
作为延迟装置的计数器，延迟时间内允许执行一个程序以外的操作。
The counter includes an inverter and cascading delay stages having selectable stage delays.
该计数器包括倒相器和具有可选择级延迟的级联延迟级。
Anoiher signal with 90 degree delay is obtained by phase shift circuit. The accurate and stable circle counting is done by a reversible counter.
通过移相电路获得相差90度的另一路信号，然后用可逆计数器实现稳定准确的周期计数。
The circuit uses IC4, a CD4069 inverter, as a reset-delay enable to cause a few milliseconds of delay before each counter can begin to count.
电路使用IC4的CD4069反相器作为复位延时使能，在每个计数器开始计数前引入几毫秒的延时。
Without the delay time, each counter powers up with a random output count such that several LEDs may be on.
没有延时时间，每个计数器上电后，计数输出是随机的，这样若干LED也许是亮的。
A new delay partition method is also adopted to improve the speed of the post-scale counter, which is used to realize the programmable phase shift and duty cycle.
本文还提出了一种延时分割方法以提高用于实现相移和占空比调节功能的后端分频器的速度。
A new delay partition method is also adopted to improve the speed of the post-scale counter, which is used to realize the programmable phase shift and duty cycle.
本文还提出了一种延时分割方法以提高用于实现相移和占空比调节功能的后端分频器的速度。
应用推荐