The crucial path includes address buffer, decoder, memory unit, sense amplifier and output buffer.
其中包括地址缓冲、译码器、存储单元、灵敏放大器和输出缓冲电路。
Decoder is one of the most important components in a memory unit, and its improvement can greatly diminish the access time of both register file and SRAM.
译码器是存储部件关键路径的重要组成部分，提高译码速度能有效提高寄存器文件和SRAM的读写速度。
The stage reduction unit (80) USES the additional information to limit the decoding by the Viterbi decoder (81) to certain subsequent stages.
减阶单元(80)使用该附加信息将维特比译码器(81)进行的译码限制为特定的后续阶。
The FPGA is designed as a MVB controller which consists of Manchester encoder, Manchester decoder, buffer, center control unit, internal memory, MCU interface and so on.
FPGA实现MV B控制器功能，分为曼彻斯特编码器、解码器、缓冲区、中央控制单元、内部存储器和单片机接口等几部分。
Then it mainly discusses the hardware design of the key unit in LDPC decoder-check functional unit.
紧接着讨论了LDPC译码器中的核心运算单元一校验功能单元的硬件设计。
Then it mainly discusses the hardware design of the key unit in LDPC decoder-check functional unit.
紧接着讨论了LDPC译码器中的核心运算单元一校验功能单元的硬件设计。
应用推荐