双边沿触发计数器由偶数、奇数加法计数器及数据选择器组成。
Double Edge Trigger counter is composed of odd counter, even counter and data selector.
设计了双边沿触发计数器，并利用电路的冗余特性，降低了系统的功耗。
A double edge triggered counter is designed, and the redundancy attribute of the circuit is utilized to decrease the power consumption of the system.
该文从消除时钟信号冗余跳变而致的无效功耗的要求出发，提出了应用并行技术和流水线技术，实现基于RTL级的双边沿触发计数器的设计。
To erase the bootless power dissipation of the redundant leap of the clock, this paper proposes the RTL design of double edge triggered counter using parallelism and pipeline technique.
数据选择器则将两个计数器中处于保持状态的奇偶数据交替输出，实现双边沿触发加法计数器的功能。
Data selector alternately to realize the functions of double edge trigger addition counter output the odd and even data in two counters.
数据选择器则将两个计数器中处于保持状态的奇偶数据交替输出，实现双边沿触发加法计数器的功能。
Data selector alternately to realize the functions of double edge trigger addition counter output the odd and even data in two counters.
应用推荐